

PSU-IRL-SCI-463

Classification Numbers: 2.4, 1.9.2



THE PENNSYLVANIA
STATE UNIVERSITY

IONOSPHERIC RESEARCH

Scientific Report 463


AN INVESTIGATION AND ANALYSIS OF THE DENSITY AND THERMAL BALANCE OF THE MARTIAN IONOSPHERE

by
Ronald P. Rohrbaugh

July 27, 1979

The research reported in this document has been supported by the National Aeronautics and Space Administration under Grant No. NGL-39-009-003.

IONOSPHERE RESEARCH LABORATORY



University Park, Pennsylvania

N79-31123
(NASA-CR-162141) AN INVESTIGATION AND
ANALYSIS OF THE DENSITY AND THERMAL BALANCE
OF THE MARTIAN IONOSPHERE (Pennsylvania
State Univ.) 177 p HC A09/NF A01 CSCL 03B
uncclas G3/91 31846


PREFACE

Presented in this document are hardware descriptions of the Engine Dynamics Simulator (EDS) - Engine Sensor Simulator (ESS) and EDS - Xerox Sigma 560 (Sigma) interfaces. Development of these interfaces was performed by M&S Computing, Inc., under Contract No. NAS8-33244 for the Engineering Management Office of the Shuttle Projects Office of George C. Marshall Space Flight Center (MSFC). The NASA COR for this contract is Mr. B. J. Funderburk, SA23.

Prepared by:

Philip M. Kirschtein
Schelly Black
Ray Pearson

Approved by:



R. A. Helton

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. SCOPE OF DOCUMENT	1
2. APPLICABLE DOCUMENTS	3
3. EDS-ESS INTERFACE	5
3.1 General Information	5
3.2 Data Paths Provided for Different Modes of Operation	5
3.2.1 Block Diagram Information	5
3.2.2 Self-Test Data Paths	10
3.2.3 Reading Interface Status	10
3.2.4 Loading the Address Register	10
3.2.5 Transferring D/A Data to the ESS	10
3.2.6 Transferring A/D Data from the ESS	10
3.3 Control, Signals, and Logic	16
3.3.1 Control Signals	16
3.3.2 D/A Control Logic	16
3.3.3 A/D Control Logic	16
4. EDS SIGMA 506 INTERFACE	19
4.1 General Information	19
4.2 Data Paths Provided for Different Modes of Operation	19
4.2.1 Block Diagram Information	19
4.2.2 Self-Test Data Path	19
4.2.3 Transferring Data to the Sigma 560	24
4.2.4 Transferring Data from the Sigma	24
APPENDIX A	A-1
APPENDIX B	B-1
APPENDIX C	C-1

LIST OF FIGURES

<u>Section</u>	<u>Title</u>	<u>Page</u>
3.1-1	SAES System Configuration Block Diagram	6
3.1-2	SAES ESS/EDS Interface - Interface Interconnect	7
3.1-3	SAES ESS/EDS Interface - UDIF/ESS Interface Connector Pin Functions	8
3.2.1-1	SAES ESS/EDS Interface Block Diagram	9
3.2.2-1	SAES ESS/EDS Interface Block Diagram Self-Test Data Paths	11
3.2.3-1	SAES ESS/EDS Interface Block Diagram Read Status Data Path	12
3.2.4-1	SAES ESS/EDS Interface Block Diagram Load Address Register Data Path	13
3.2.5-1	SAES ESS/EDS Interface Block Diagram Write D/A Data Path	14
3.2.6-1	SAES ESS/EDS Interface Block Diagram Read A/D Data Path	15
3.3.2-1	SAES ESS/EDS Interface D/A Control Timing Diagram	17
3.3.3-1	SAES ESS/EDS Interface A/D Control Timing Diagram	18
4.1-1	SAES/MMES Interface - EDS/7902 Interface Interconnect	20
4.1.2	SAES/MMES Interface - UDIF/7902 Interface Connector Pin Functions	21
4.2.1-1	SAES/MMES Interface - Interface Block Diagram	22
4.2.2-1	SAES/MMES Interface - Interface Self-Test Data Path	23
4.2.3-1	SAES/MMES Interface Block Diagram - SAES to MMES Transfer Data Path	24
4.2.3-2	SAES/MMES Interface - SAES to MMES Transfer Timing Diagram	25
4.2.4-1	SAES/MMES Interface Block Diagram MMES to SAES Transfer Data Path	26
4.2.4-2	SAES/MMES Interface - SAES to MMES Transfer Timing Diagram	27

LIST OF ACRONYMS

DEC	Digital Equipment Corporation
EDS	Engine Dynamics Simulator
ESS	Engine Sensor Simulator
HEF	High External Function
HEFA	High External Function Acknowledge
HOA	High Output Acknowledged
HODR	High Output Data Ready
MSFC	Marshall Space Flight Center
NASA	National Aeronautics and Space Administration
SAES	Standalone Engine Simulator
UDIF	Unibus DMA Interface

1. SCOPE OF DOCUMENT

This document is intended as a description of the ESS-EDS and EDS-Sigma interfaces within the Standalone Engine Simulator (SAES).

The operation of these interfaces, including the definition and use of special function signals and data flow paths within them during data transfers, is presented along with detailed schematics and circuit layouts of the described equipment.

(BLANK)


2. APPLICABLE DOCUMENTS


The following is a list of documents which describe hardware connected to these interfaces and software used to communicate through them.


- Standalone Engine Simulator, Engine Sensor Simulator Hardware Manual, Report No. 78-112, dated April 16, 1979.
- Model 7902 Extended Device Subcontroller Technical Specifications, XDS 98 03 93A.
- Standalone Engine Simulator Engine Dynamic Simulator Simulation Program Detailed Design Specification/Software User Manual, Report No. 78-118, dated April 16, 1979.
- Unibus DMA Interface Manual, Report No. 79-014, dated April 25, 1979.

PRECEDING PAGE BLANK NOT FILMED


(BLANK)








HLS COMPUTING, INC.		BAE8	
HUNTSVILLE, ALABAMA		E88/E89 INTERFACE	
ORIGINATOR E&C	DATE ACQ/C23	UDIF/E88 INTERFACE	
DESIGNER	DATE	CONNECTION PIN FUNCTIONS	
APPROVED	DATE	PART NO.	
INITIALS	STAMP	791003	REV
DEPARTMENT	WORK DIVISION/FILE	791003	
11112-3292	WORK NO.	B	WKS 1 OF 3



INTEL COMPUTING, INC. HUNTSVILLE, ALABAMA		E88/EDB INTERFACE BLOCK DIAGRAM SELF TEST DATA PATHS	
ORIGINATOR	DATE	DESIGNER	DATE
CHEKED	DATE	REVISED	DATE
APPROVED	DATE	RELEASED	DATE
INITIALS		FINGER PRINT	
INITIALS	DESIGN FILE 23170000 PRINT NUMBER 2112-0302	REV	DESIGN FILE 23170000 PRINT NUMBER 2112-0302
B		B	
PRINT 1 OF 1			

FIG.3.2.2-1






FIG. 3.2.4-1

3.2.2-1). Both loops require that the input register, E1 and E2, be loaded from the data bus. The first loop provides for reading the contents of the input register through tristate buffers E3 and E4 (RD DATA L). The second loop requires that the address register E62 be loaded with data contained in the input register. (Note, this is an 8-bit register). In this case, the self-test loop is completed through E31, (RD ADDR L).

In either self-test loop, the data read back from a register should match, bit for bit with the data loaded into that register.

3.2.3 Reading Interface Status

The status of the interface and the ESS may be read by the UDIF through tristate buffers E32 and E33 (RD STATUS L). See Figure 3.2.3-1. All interface/ESS handshaking signals may be read through this path.

3.2.4 Loading the Address Register

The ESS address register may be loaded with data on J2 by first loading the input register with the desired data (LD OUT REG H) and then loading the address register with that data from the input register. See Figure 3.2.4-1. This process is done for both ESS analog-to-digital (A/D) and digital-to-analog (D/A) addresses.

3.2.5 Transferring D/A Data to the ESS

To transfer data to the ESS, the device address in the ESS for which the data is intended must first be loaded into the interface address register (see Figure 3.2.5-1). After the address register has been loaded, the interface input register is loaded with the new data for the ESS. Handshaking then takes place between the interface and the ESS. High Output Data Ready (HODR) is activated, and remains high until the ESS responds with High Output Acknowledged (HOA)..

3.2.6 Transferring A/D Data from the ESS

To transfer A/D data from the ESS, the device address in the ESS from which data is required must first be loaded into the interface address register (see Figure 3.2.6-1). After the address register has been loaded, handshaking takes place between the interface and the ESS. High External Function HEF) goes high and remains high until High External Function Acknowledge (HEFA) is received from the ESS.

3.3 Control, Signals, and Logic

3.3.1 Control Signals

User-defined signals from the UDIF are used in the interface for three functions:




FIG. 3.2, 4-1

4. EDS SIGMA 560 INTERFACE

4.1 General Information

The EDS Sigma 560 interface (referred to as the interface in Section 4) is composed of two boards: one DEC hex high wirewrap card (W9500), card 1, located in the EDS memory cabinet, and one Xerox wirewrap card, card 2, located remotely in a model 7902 Extended Device Controller. Power for card 1 is supplied from the memory backplane in which it is installed. Card 2 contains a +5 volt regulator and obtains +8 volts from the 7902 in which it is installed.

Communication with the interface from the EDS end takes place through two ribbon cables connected to an M&S Computing MI-018 PDP-11 Unibus DMA Interface also located in the EDS memory cabinet. For UDIF replacement information, see Appendix C. Communication between interface card 1 and card 2 takes place through a single 50-conductor ribbon cable. Interface card 2 communicates with the Sigma 560 through the model 7902 subcontroller (the model 7902 will be considered as part of the Sigma 560 hereafter). Data paths are wirewrapped on the 7902 backplane.

Interface cards 1 and 2 are completely isolated from each other by optical means. Figure 3.1-1 shows how this interface fits into the P6 SAES configuration. Figure 4.1-1 shows the interconnect between this interface and adjacent subsystems. Figure 4.1-2 shows the connector pin function for this interface.

4.2 Data Paths Provided for Different Modes of Operation

4.2.1 Block Diagram Information

Figure 4.2.1-1 is an operational block diagram of the interface. All blocks in this diagram except for the control and handshaking blocks contain designators referring to integrated circuits comprising that block. Bus and signal names used on the block diagram are the same as those used on the schematic, Appendix B.

The number of lines in each bus on the block diagram is designated by a slash mark adjacent to which is a number specifying the number of lines in that bus.

4.2.2 Self-Test Data Path

Figure 4.2.2-1 shows the built-in interface self-test path. Data which has been latched in input register E7 of card 1 is wrapped back around to card 1 as D OUT by E10 and E11 on card 2. This wrapped around data should match bit for bit with the data that was latched in the input register of card 1. EN CSL H is not asserted for this function.

1. FCN 1 Select D/A (active low).
2. FCN 2 Enable parity error (active high).
3. FCN 3 Reset (active high).

NOTE: The parity error bit is connected; however, the parity error circuitry in the interface is not connected back to the UDIF.


3.3.2 D/A Control Logic


Figure 3.3.2-1 shows a timing diagram of signals used in a D/A transfer. The transfer shown is for a single address and data word. If more than one word of data is to be sent to the ESS, the sequence followed by LD DEST REG L, LD ADDR H, TSYNC H, HOA, and HODR will be repeated, transferring one word, address and data, for every cycle as shown until WD CNTR OVF L is asserted by the UDIF. The timing diagram begins in an interface reset state.


3.3.3 A/D Control Logic

Figure 3.3.3-1 shows a timing diagram of signals used in an A/D transfer. The sequence shown is for two words of data, from consecutive addresses in the ESS, being transferred to the EDS. The starting ESS address is loaded when HEF is asserted. After conversion in the ESS (time-dependent on address), HIDR is received, initiating a cycle which will be repeated until WD CNTR OVF H is received from the UDIF ending the block transfer.

The ESS A/D controller reset (HLWF) is asserted by the interface as the inverse of SEL D/A L. The timing diagram begins in an interface reset state.










FIG. 4.2.2-1




FIG. 4.2.1-1





Fig. 4.2.3-1



HES COMPUTING, INC.		SAES	
MONTVILLE, ALABAMA		SAES/WNES INTERFACE	
ORIGINATOR PGM _____ DATE 10/23/83		UDIF/7902 INTERFACE	
CHECKED _____ DATE _____		CONNECTOR PIN FUNCTIONS	
APPROVED _____ DATE _____			
POTENTIAL TROUBLE		PART NO. 7902	
DATE 10/23/83		REV. C	
PAGE 1 OF 1		B	

FIG 4.1-2




Fig. 3.3.3-1

4.2.3 Transferring Data to the Sigma 560


Figure 4.2.3-1 shows the path data takes when being transferred from the EDS to the Sigma 560. It should be noted that the EDS is slaved to the Sigma 560 as far as transfers are concerned; that is, the Sigma 560 sets the direction in which a transfer is to take place and then initiates the transfer.

Figure 4.2.3-2 shows a timing diagram of two transfers from EDS to Sigma 560. The transfer is initiated by the 7902 subcontroller asserting DATA. The direction which the transfer is to take place is present when this signal is sent. The UDIF will respond to this DATA interrupt by loading one byte of data in the interface card 1 input register. The LD DEST REG H pulse which latches data in the input register also triggers a chain of events which connect service to the 7902 and latch the data there. A transfer is completed when the signal DATA is dropped. Point A on the timing diagram marks where one transfer ends and the next begins.


4.2.4 Transferring Data from the Sigma 560 to the EDS

Figure 4.2.4-1 shows the data path for transferring data from the Sigma 560 to the EDS. In this mode, there may only be one byte of data processed per transfer.

Figure 4.2.4-2 shows a timing diagram of a transfer from the Sigma 560 to the EDS. The transfer is initiated by the 7902 subcontroller asserting DATA. The direction in which the transfer is to take place is present when this signal is sent. The UDIF will respond to this DATA interrupt with a UB GO PULSE H which triggers a chain of events latching data from the 7902 in the interface card 2 input register and then in the UDIF destination register. After data has been latched in the card 2 input register, the transfer is ended by DATA dropping to a low state.





APPENDIX A
SCHEMATICS
AND
WIREFRAP LIST



**PDP 11/70 (EDS) TO SIGMA 5 TRANSFER
TIMING DIAGRAM**


HHS COMPUTING, INC.		BAES	
MONTGOMERY, ALABAMA		BAES/HMEC INTERFACE	
ORIGINATOR	DATE	2002/02/23	BAES TO HMEC TRANSFER
DECODER	DATE	2002/02/23	TIMING DICTION
APPROVED	DATE	2002/02/23	FORMAT NO.
DATAFILE	REFERENCE		
DEPARTMENT	FROM/TO/FILE	ROUTINE/REG	REV
2031	231028.DOCN	231028	
2031 GROUP	NONE	B	
2112 BSBZ		WEEK 1 OF 1	







FOODS FOR A W


M&S COMPUTING, INC.		SALES	
NASHVILLE, Alabama			
DATE:	2-22-73	ESS-7 INTERFACE	
PROGRAM:	ESS-FPBP 1134	LOGIC DIAGRAM	
CHECKED:		ESS-FPBP 1134 INTERFACE	
APPROVED:			
INITIAL:	TOLERANCE:	PRINT NO.:	
2131.000000	100.000000	SIZE: 100% PNT: 100%	
2131.000000	100.000000	SHEET 2 OF 7	
1112.00382	NONE		





-D/A & A/D ADDRESS





D/A DATA WORD

H&S DRIFTING, INC.		SAC
HARVEYVILLE, ALABAMA		ESS-EDS INTERFACE
ESTIMATOR: DICK	DATE: 8/27/84	LOGIC DIAGRAM
CHIEFED: _____	NAME: _____	ESS-PDP 1134 INTERFACE
APPROVED: _____	DATE: _____	
INITIALS: _____	TELEPHONE: _____	PRINT NO.: _____
2411 SALES ORDER 012-8582	750000000000 SCALE NONE	1000 NO. 7510000000000000 B sheet 6 of 7

A

B

C

D

8

7

6

5


4

3

2

1

ANALOG DATA WORD IN



COLLISION FRAME

ORIGINAL PAGE IS
OF POOR QUALITY

2 COLLISION FRAME

8

7

6

5

4

3

2

1


M&S COMPUTING, INC.
KNOXVILLE, KANSAS
ESTABLISHED 1964 DATE SEARCHED

SALES
ESS/ESS INTERFACE
LOGIC DIAGRAM
ESS/APP 1134 INTERFACE

APPROVED DATE
INITIALS DATE
P/N NUMBER DATE
PRINT NO.

DEPARTMENT 2000 PAPER FILE SITE NO. 99-1005
E&I DESIGN 1000 PAPER FILE SITE NO. 99-1005
NOTE: B sheet 7 of 7

REV	DATE	ZONE	DESCRIPTION	RESPONSIBLE



SAES
ESS/EDS INTERFACE
LAYOUT
WIREFRAP LIST

PARTS LIST

PARTS LIST

QUANTITY	DESCRIPTION	ESS/UDIF IF	PAGE # 2
33	110Ω 5% 1/4wt		
1	180Ω 5% 1/4wt		
17	4.7K 5% 1/4wt		
17	390Ω 5% 1/4wt		
2	7.15K 1% 1/8WT		
1	15K 5% 1/4wt		
2	39pf 200V, DISC CAP		
1	100pf 200V, DISC CAP		
37	.1uf 200V, DISC CAP		
26	.1uf 25V, TANT CAP		

~~ORIGINAL PAGE IS
OF POOR QUALITY~~

SPE 107C

PART NO.	VALUE / TYPE	LOCATION
E1	74LS373	LL-1
E2	74LS373	LL-13
E3	74LS244	LL-25
E4	74LS244	LL-37
E5	8641	JJ-1
E6	8641	JJ-16
E7	8641	JJ-32
E8	8641	JJ-48
E9	74S240	LL-49
E10	AM26LS32PC	FF-1
E11	AM26LS32PC	FF-16
E12	AM26LS32PC	FF-32
E13	AM26LS32PC	FF-48
E14	74S280	DD-1 *
E15	74S280	DD-10
E16	7400	DD-9
E17	7474	DD-28
E18	8641	DD-46
E19	7400	FF-57
E20	7402	DD-37
E21	7404	BB-58
E22	7474	BB-49
E23	74221	BB-39
E24	74157	BB-26
E25	74221	BB-13
E26	7474	BB-1
E27	7402	Z-1
E28	7474	Z-10
E29	7442	Z-19
E30	—	—
E31	74S244	W-1
E32	74S244	W-13
E33	74S244	W-25
E34	74S244	W-37

PART NO.	VALUE / TYPE	LOCATION
E35	74S244	W-49
E36	4360	U-18(U-59)
E37	4360	U-28(U-49)
E38	4360	U-38(U-39)
E39	4360	U-48(U-29)
E40	4360	U-58(U-19)
E41	4360	K-58
E42	4360	K-48
E43	4360	K-38
E44	4360	K-28
E45	4360	K-18
E46	4360	K-08
E47	4360	H-58
E48	4360	H-48
E49	4360	H-38
E50	4360	H-28
E51	4360	H-18
E52	4360	H-08
E53	8830	M-57
E54	8830	M-49
E55	8830	M-41
E56	8830	M-33
E57	8830	M-25
E58	8830	M-17
E59	8830	M-9
E60	8830	M-1
E61	8830	P-1
E62	74LS374	E-1
E63	8830	Z-38
E64	8830	Z-29

* INSTALLED BACKWARDS ON SN1
NOTE: PINS ARE INDICATED FOR SN2, SN1 DIFFERS AS NOTED

PART NO.	VALUE / TYPE	LOCATION
R1	180	JJ-10
R2	110	JJ-11
R3		JJ-12
R4		JJ-13
R5		JJ-26
R6		JJ-27
R7		JJ-28
R8		JJ-29
R9		JJ-42
R10		JJ-43
R11		JJ-44
R12		JJ-45
R13		JJ-57
R14		JJ-58
R15		JJ-59
R16	110	JJ-60
R17		FF-10
R18		FF-11
R19		FF-12
R20		FF-13
R21		FF-26
R22		FF-27
R23		FF-28
R24		FF-29
R25		FF-42
R26		FF-43
R27		FF-44
R28		FF-45
R29		JJ-61
R30	110	JJ-62
R31	51	JJ-64
R32	110	DD-56
R33		DD-57
R34		DD-58

PART NO.	VALUE / TYPE	LOCATION
R35	110	DD-59
R36	7.15K 1% 1/8wt	BB-37
R37	7.15K 1% 1/8wt	BB-24
R38	15K 1% 1/8wt	BB-11
R39	4.7K	U-23(U-64)
R40	390	U-16(U-57)
R41	4.7K	U-33(U-54)
R42	390	U-26(U-47)
R43	4.7K	U-43(U-44)
R44	390	U-36(U-37)
R45	4.7K	U-53(U-34)
R46	390	U-46(U-27)
R47	4.7K	U-63(U-24)
R48	390	U-56(U-17)
R49	4.7K	K-63
R50	390	K-56
R51	4.7K	K-53
R52	390	K-46
R53	4.7K	K-43
R54	390	K-36
R55	4.7K	K-33
R56	390	K-26
R57	4.7K	K-23
R58	390	K-16
R59	4.7K	K-13
R60	390	K-06
R61	4.7K	H-63
R62	390	H-56
R63	4.7K	H-53
R64	390	H-46
R65	4.7K	H-43
R66	390	H-36
R67	4.7K	H-33
R68	390	H-26

PART NO.	VALUE / TYPE	LOCATION
R69	4.7K	H-23
R70	390	H-16
R71	4.7K	H-13
R72	390	H-06
D1	4484	U-17(U-58)
D2		U-27(U-48)
D3		U-37(U-38)
D4		U-47(U-28)
D5		U-57(U-18)
D6		K-57
D7		K-47
D8		K-37
D9		K-27
D10		K-17
D11		K-07
D12		H-57
D13		H-47
D14		H-37
D15		H-27
D16		H-17
D17		H-07
C1	10μf 25V TANT	NN-64
C2	.1μf 200V disc	NN-62
C3	39pf 200V disc	BB-35
C4	39pf 200V disc	BB-22
C5	100pf 200V disc	BB-9
C23	10μf 25V TANT	DD-64
C24	.1μf 200V disc	DD-62

A-14

PART NO.	VALUE / TYPE	LOCATION
bypass	.1μf 200V	LL-11
		LL-35
		JJ-25
		JJ-41
		FF-25
		FF-41
		BB-8
		BB-34
		BB-56
		Z-17
		Z-36
		W-23
		W-47
		U-24
		U-34
		U-44
		U-54
		U-64
		M-16
		M-32
		M-48
		K-14
		K-24
		K-34
		K-44
		K-54
		K-64
		H-14
		H-24
		H-34
		H-44
		H-54
		H-64
		DD-17
		DD-35

DD-35

PART NO.	VALUE / TYPE	LOCATION
bypass	10uF 25V TANT	LL-0
		LL-65
		JJ-0
		JJ-65
		FF-0
		FF-65
		DD-0
		DD-65
		BB-0
		BB-65
		Z-0
		Z-65
		W-0
		W-65
		U-0
		U-65
		P-0
		M-0
		M-65
		K-0
		K-65
		H-0
		H-65
		E-0
J1	50 pin WW Header	NN-57
J2	INSTALLED	NN-26 *
J3	60 pin WW Header	A-29
J4	60 pin WW Header	F-64

START:

To:

PAGE #7

GROUND BUS

J1(33,35,37,39,41,43,45,47,49)

J2(ODD)

E1-1, E1-10, L1-11, E2-1, E2-10, E3-10, L2-35, E4-10, E9-19, E9-1, E9-10

E5-8, E6-8, JJ-25, E7-8, JJ-41, E8-8, JJ-64

E10-12, E10-8, E11-12, E11-8, FF-25, E12-12, E12-8, E13-12, E13-8, E19-7

E14-7, E15-7, DD-17, E16-7, E17-12, E17-7, DD-35, E20-7, E18-14, E18-11
E18-8, E18-5

E26-7, BB-8, E25-1, E25-8, E24-15, E24-8, BB-34, E23-1, E23-8
E22-7, BB-56, E21-7

E27-7, E28-7, Z-17, E29-8, E64-7, Z-36, E63-7

E31-10, E32-10, W-23, E33-10, E34-17, E34-15, E34-13, E34-11
E34-10, W-47, E35-10

START: TO:

PAGE #8

GROUND BUS: CONTINUED

E36-5, U-24, E37-5, U-34, E38-5, U-44, E39-5, U-54
E40-5, U-64

E61-7

E60-7, E59-7, M-16, E58-7, E57-7, M-32, E56-7, E55-7, M-48,
E54-7, E53-7

E46-5, K-14, E45-5, K-24, E44-5, K-34, E43-5, K-44, E42-5,
K-54, E41-5, K-64

E52-5, H-14, E51-5, H-24, E50-5, H-34, E49-5, H-44, E48-5, H-54
E47-5, H-64

E62-1, E62-10

ORIGINAL PAGE IS
OF POOR QUALITY

START:	TO:	PAGE #9
	+5 Bus	
	E1-20, MM-11, E2-20, E3-20, MM-35, E4-20, E9-20	
	ES-16, KK-10, KK-11, KK-12, KK-13, E6-16, KK-25, KK-26, KK-27, KK-28, KK-29, E7-16, KK-41, KK-42, KK-43, KK-44, KK-45, E8-16, KK-57, KK-58, KK-59 KK-60, KK-61	
	NN-64, NN-62	
	
	E10-16, E10-4, HH-10, HH-11, HH-12, HH-13, E11-16, E11-4, HH-25, HH-26 HH-27, HH-28, HH-29, E12-16, E12-4, HH-41, HH-42, HH-43, HH-44, HH-45, E13-16, E13-4, E19-14	
	E14-14, E15-14, EE-17, E16-14, E17-14, EE-35, E20-14, E18-16, EE-56, EE-57, EE-58, EE-59, EE-62, EE-64	
	E26-2, E26-4, E26-14, E26-12, E26-10, CC-8, CC-11, E25-16, E25-10 CC-24, E24-16, CC-34, CC-37, E23-16, E22-4, E22-14, E22-12, E22-10, CC-56, E21-14	
	E27-14, E28-4, E28-14, AA-17, E29-16, E64-14, AA-36, E63-14	
	E31-20, E32-20, Y-23, E33-20, E34-20, Y-47, E35-20	

START:	TO:	PAGE #10
	+5 Bus: CONTINUED	
	E36-8, E36-7, V-23, V-24, E37-8, E37-7, V-33, V-34, E38-8, E38-7 V-43, V-44, E39-8, E39-7, V-53, V-54, E40-8, E40-7, V-63, V-64	
	E61-14	
	E60-14, E59-14, N-16, E58-14, E57-14, N-32, E56-14, E55-14, N-48, E54-14, E53-14	
	E46-8, E46-7, L-13, L-14, E45-8, E45-7, L-23, L-24, E44-8, E44-7, L-33, L-34, E43-8, E43-7, L-43, L-44, E42-8, E42-7, L-53, L-54 E41-8, E41-7, L-63, L-64	
	E52-8, E52-7, J-13, J-14, E51-8, E51-7, J-23, J-24, E50-8, E50-7, J-33, J-34, E49-8, E49-7, J-43, J-44, E48-8, E48-7, J-53, J-54, E47-8, E47-7, J-63, J-64	
	E62-20	
	A-19	

R-543

EDS-ESS I/F

START: , TO:

To:

PAGE # 11 / 30

E8-4	E8-13, E2-3	BB 2
K81		
E15-2	E8-10, E2-4	
R82		
E15-1	E8-6, E2-7	
K83		
E15-13	E8-3, E2-8	
R84		
E15-12	E7-13, E2-13	
K85		
E15-11	E7-10, E2-14	
R86		
E8-10	E7-6, E2-17	
R87		
E15-9	E7-3, E2-18	
R88		
E14-2	E6-13, E1-3	
K89		
E14-1	E6-10, E1-4	
K90		
E14-13	E6-6, E1-7	
K91		
E14-12	E6-3, E1-8	
K92		
E14-11	E5-13, E1-3	
K93		
E14-10	E5-10, E1-14	
K94		
E14-9	E5-6, E1-17	
K95		
E14-8	E5-3, E1-18	

DATA

Sheet 3 5, 6

START:	TO:	PAGE #
E4-2	E2-2, E57(1,2,3,4), E62-3	12
E4-4	E2-5, E57(10,11,12,13), E62-4	
E4-6	E2-6, E58(1,2,3,4), E62-7	
E4-8	E2-9, E58(10,11,12,13), E62-8	
E4-10	E2-12, E59(1,2,3,4), E62-13	
E4-13	E2-15, E59(10,11,12,13), E62-14	
E4-15	E2-16, E60(10,11,12,13), E62-17	
E4-17	E2-19, E60(1,2,3,4), E62-18	
E3-2	E1-2, E61(10,11,12,13)	
E3-4	E1-5, E61(1,2,3,4)	
E3-6	E1-6	
E3-8	E1-9	
E3-11	E1-12	
E3-13	E1-15	
E3-15	E1-16	
E3-17	E1-19	

LATCHED ADDR BUS

D-OUT BUS

8/20. 2, 5, 7

PAGE # 14

START:	TO:
D-OUT-00	E8-14, E31-18, E32-18, E35-18 ✓
E4-18	
D-OUT-61	E8-11, E31-16, E32-16, E35-16 ✓
E4-16	
D-OUT-62	E8-5, E31-14, E32-14, E35-14 ✓
E4-14	
D-OUT-63	E8-2, E31-12, E32-12, E35-12 ✓
E4-12	
D-OUT-64	E7-14, E31-9, E32-9, E35-9 ✓
E4-9	
D-OUT-65	E7-11, E31-7, E32-7, E35-7 ✓
E4-7	
D-OUT-66	E7-5, E31-5, E32-5, E35-5 ✓
E4-5	
D-OUT-67	E7-2, E31-3, E32-3, E35-3 ✓
E4-3	
D-OUT-68	E6-14, E33-18, E34-18 ✓
E3-18	
D-OUT-69	E6-11, E33-16, E34-16 ✓
E3-16	
D-OUT-70	E6-5, E33-14, E34-14 ✓
E3-14	
D-OUT-71	E6-2, E33-12, E34-12 ✓
E3-12	
D-OUT-72	E5-14, E33-9, E34-9 ✓
E3-9	
D-OUT-73	E5-11, E33-7, E34-7 ✓
E3-7	
D-OUT-74	E5-5, E33-5, E34-5 ✓
E3-5	
D-OUT-75	E5-2, E33-3, E34-3 ✓
E3-3	

A/D DATA IN

START:	TO:	PAGE #	15
E41-6 ⁰⁴	R49-K, E35-2 ✓	S.t.	7
E42-6 ⁰⁵	R51-K, E35-4 ✓		
E43-6 ⁰⁶	R53-K, E35-6 ✓		
E44-6 ⁰⁷	R55-K, E35-8 ✓		
E45-6 ⁰⁸	R57-K, E35-11 ✓		
E46-6 ⁰⁹	R59-K, E35-13 ✓		
E47-6 ¹⁰	R61-H, E35-15 ✓		
E48-6 ¹¹	R63-H, E35-17 ✓		
E49-6 ¹²	R65-H, E34-2 ✓		
E50-6 ¹³	R67-H, E34-4 ✓		
E51-6 ¹⁴	R69-H, E34-6 ✓		
E52-6 ¹⁵	R71-H, E34-8 ✓		

CONTINUED / UB

J2

2/15/2

PAGE # 16

START:	TO:
R1-JJ	E5-1, J2/40 ✓
R2-JJ	E5-4, J2/38 —
R3-JJ	E5-12, J2/36 ✓
R4-JJ	E5-15, J2/34 ✓
R5-JJ	E6-1, J2/32 ✓
R6-JJ	E6-4, J2/30 —
R7-JJ	E6-12, J2/28 ✓
R8-JJ	E6-15, J2/26 —
R9-JJ	E7-1, J2/24 —✓
R10-JJ	E7-4, J2/22 ✓
R11-JJ	E7-12, J2/20 —✓
R12-JJ	E7-15, J2/18 —
R13-JJ	E8-1, J2/16 —
R14-JJ	E8-4, J2/14 ✓
R15-JJ	E8-12, J2/12 ✓
R16-JJ	E8-15, J2/10 —
R32-DD	E18-1, J2/8 —
R33-DD	E18-4, J2/6 —
R34-DD	E18-12, J2/4 —
R35-DD	E18-15, J2/2 —
C24-DD	C23-DD, J2/23 —
NN-31	J2/1 thru 39 (000) —✓
— R	- ERD
	COL/PIN

A/D & D/A ADDR.

START:

To:

PAGE # 17

8/6/5

E56-5 J4/12, J3/22 ✓ — | AΦ7

E56-6 J4/11, J3/21 ✓ ✓ — | AΦ7

E56-9 J4/14, J3/20 ✓ — | AΦ6

E56-8 J4/13, J3/19 ✓ — | AΦ6

E55-9 J4/16, J3/18 ✓ — | AΦ5

E55-8 J4/15, J3/17 ✓ — | AΦ5

E55-5 J4/18, J3/16 ✓ — | AΦ4

E55-6 J4/17, J3/15 ✓ — | AΦ4

E54-9 J4/4, J3/24 ✓ — | AΦ3

E54-8 J4/3, J3/23 ✓ — | AΦ3

E54-5 J4/6, J3/30 ✓ — | AΦ2

E54-6 J4/5, J3/29 ✓ — | AΦ2

E53-9 J4/8, J3/28 ✓ — | AΦ1

E53-8 J4/7, J3/27 ✓ — | AΦ1

E53-5 J4/10, J3/26 ✓ — | AΦ0

E53-6 J4/9, J3/25 ✓ — | AΦ0

D/A DATA

ANALOG DATA WORD IN

PAGE # 19

START:	TO:	
D6-L	E41-3, J4/59 ✓	7/8, 7
R50-L	J4/60 ✓✓	HAD ØØ
R50-K	D6-K, E41-2 ✓✓	
D7-L	E42-3, J4/57 ✓✓	
R52-L	J4/58 ✓✓	HAD Ø1
R52-K	D7-K, E42-2 ✓✓	
D8-L	E43-3, J4/51 ✓✓	
R54-L	J4/52 ✓✓	HAD Ø2
R54-K	D8-K, E43-2 ✓✓	
D9-L	E44-3, J4/49 ✓✓	
R56-L	J4/50 ✓✓	HAD Ø3
R56-K	D9-K, E44-2 ✓✓	
D10-L	E45-3, J4/43 ✓✓	
R58-L	J4/44 ✓✓	HAD Ø4
R58-K	D10-K, E45-2 ✓✓	
D11-L	E46-3, J4/41 ✓✓	
R60-L	J4/42 ✓✓	HAD Ø5
R61-K	D11-K, E46-2 ✓✓	
D12-J	E47-3, J4/37 ✓✓	
R62-J	J4/38 ✓✓	HAD Ø6
R62-H	D12-H, E47-2 ✓✓	
D13-J	E48-3, J4/39 ✓✓	
R64-J	J4/40 ✓✓	HAD Ø7
R64-H	D13-H, E48-2 ✓✓	
D14-J	E49-3, J4/45 ✓✓	
R66-J	J4/46 ✓✓	HAD Ø8
R66-H	D14-H, E49-2 ✓✓	

HIGHLIGHTING DATA WORD IN (cont'd)

START:	TO:	PAGE #	20
D5-J	E50-3, J4/47	SX1	7
R68-J	J4/48 ✓ ←	HAD	Ø9
R68-H	D15-H, E50-2		
D16-J	E51-3, J4/53	✓ ←	
R70-J	J4/54.	↙	HAD 10
R70-H	D16-H, E51-2	✓	
D17-J	E52-3, J4/55	↙	
R72-J	J4/56 ✓ ←	HAD	11
R72-H	D17-H, E52-2	✓	

A/D & D/A I/F CONTROL

START: TO:

PAGE # 2

D5-V	E40-3, J4/31 ✓		
R42-V	J4/30 ✓	A/D HDP	84.3.
R42-LI	D5-LI, E40-2 ✓		
D4-V	E39-3, J3/1 ✓		
R46-V	J3/2. ✓	D/A HDP	74.5
R46-LI	D4-LI, E39-2 ✓		
D3-V	E38-3, J3/3 ✓		
R44-V	J3/4 ✓	HOA (D/A)	74.3
R44-LI	D3-LI, E38-2 ✓		
D2-V	E37-3, J4/34 ✓		
R42-V	J4/33 ✓	HIDR	74.3
R42-LI	D2-LI, E37-2		
D1-V	E36-3, J4/36 ✓		
R40-V	J4/35 ✓	HEFA	84.4
R40-LI	D1-LI, E36-2		
E63-8	J3/13 ✓	HCDR (D/H)	84.3
E63-9	J3/14 ✓		
E63-6	J4/20 ✓	HEF (A/D)	84.4
E63-5	J4/19 ✓		
E64-8	J4/22 ✓	HLFW	84.4
E64-9	J4/21 ✓		
E64-6	J4/26 ✓	HIA	74.4
E64-5	J4/25 ✓		

CONTROL LOGIC

START:	TO:	PAGE #
	END CYCLE L	
E13-3	E26-3 ✓	84.1,4
	UB GO PULSE L	84.1,3
E13-5	E17-10 ✓ —	
	UB STROBE H	84.1,4
E12-3	E16-1 ✓ —	
	UB RD USER REG. L	84.1,2
E12-5	E29-12 ✓ —	
	UB WR USER REG L	84.1,4
E12-11	E19-4, E27-11, E27-12 ✓ —	
	CBL DIR UB TO USER H	84.1,2
E12-13	E18-7, E18-9, E16-12, E16-9, E8-7, E8-9, E7-7, E7-9 E6-7, E6-9, E5-7, E5-9 ✓ —	
	WD CNTR OVF H	84.1,4
E11-5	E19-9, E19-10, E28-12, E27-8, E27-9	
	WD CNTR C/HF L	84.1,3
E19-8	E3.1-3 ✓ —	
	LD OUT REG H	84.1,2
E19-6	E1-11, E2-11 ✓ —	

CONTROL LOGIC

UB CONTROL

Sheet 1

START: To:

PAGE # 24

R30-KK	R31-KK, L1-M11, C1-PP, C2-PP, J1/17
--------	-------------------------------------

J1/15, J1/13, J1/11, J1/9, J1/7, J1/5, J1/3, J1/1

J1/19, J1/21, J1/23, J1/25, J1/27, J1/29

C2-NN	C1-NN, L2-LL, R29-KK, R17 thru R28(HH)
-------	--

R30-JJ	R29-JJ, E13-1, E13-7, E12-2, E12-6, E12-10, E12-15, E11-2 E11-6, E11-9, E11-14, E10-2, E10-6, E10-10, E10-14
--------	---

E13-2	J1/28 ✓
-------	---------

E13-6	J1/26 ✓
-------	---------

E10-15	R17-FF, J1/2 ✓✓
--------	-----------------

E10-9	R18-FF, J1/4 ✓✓
-------	-----------------

E10-7	R19-FF, J1/6 ✓
-------	----------------

E10-1	R20-FF, J1/8 ✓✓
-------	-----------------

E11-15	R21-FF, J1/10 ✓✓
--------	------------------

E11-13	R22-FF, J1/12 ✓✓
--------	------------------

E11-7	R23-FF, J1/14 ✓✓
-------	------------------

E11-1	R24-FF, J1/16 ✓✓
-------	------------------

E12-14	R25-FF, J1/18 ✓✓
--------	------------------

E12-9	R26-FF, J1/20 ✓✓
-------	------------------

E12-7	R27-FF, J1/22 ✓
-------	-----------------

E12-1	R28-FF, J1/24 ✓
-------	-----------------

UB CONTROL (3)

Sheet 1

Central

Batch

START: TO:

PAGE # 26

	EVEN PARITY RCV H		8.1/2
E18-3	E16-13 ✓		
E18-6	E29-15 ✓		8.1/2
E18-10	E29-14 ✓		8.1/2
E18-13	E29-13 ✓		8.1/2
E12-3	E16-10, E15-6 ✓		7.5/2
E16-8	E17-2 ✓		3.1/2
E14-6	E15-8 ✓		7.5/2
E29-3	E21-1 ✓		6.1/2
E17-6	E17-4 ✓		8.1/2
E29-2	E3-19, E3-1, E4-19, E4-1 ✓		2.1/2
	RD A/D DATA H ✓		2.1/2, 3.
E21-2	E20-8 ✓		
	RD ADDR L ✓		8.1/2, 2, 5
E29-1	E31-1, E31-19 ✓		
	RD STATUS L ✓	A-35	8.1/2, 2, 5
E29-4	E33-19, E33-1, E32-19, E32-1 ✓		

A/D ADER LD
G. T. C.

Part 4

START: TO:

PAGE # 27

Block 4

UB WR USER REG L

E27-13 E16-2 —

E16-3 E27-2, E27-3, E26-11

Block 4

E27-4 E26-13 ✓✓

Block 4

E27-10 E28-2 ✓✓

Block 4

E28-3 E28-11, E25-12 ✓✓

Block 4

HEF H

Block 4, 5

E26-9 E32-11, E63-(1,2,3,4) ✓

HEFA H

Block 4, 5

R39-L E36-6, E32-13, E27-5 ✓✓

HIDR H

Block 4, 5

R41-L E32-15, E28-1, E28-13, E25-2, E37-6 ✓✓

A/D CY RQ H

Block 4, 3

E25-13 E24-5 —

MS. A. 1. 1. v. 10

کے

PAGE # 28

808 e 5

Cont'd

Lif.

START:	TO:	PAGE #
	A/D DTA TO CABLE L	27
E20-10	E35-19, E35-1, E34-1, E34-19	2ft. 3, 7
	DATA RDY H	8ft. 3
E22-2	E22-6, E22-11	✓
	D/A DATA EN H	8ft. 3
E20-4	E22-1, E23-3	✓
E21-6	E22-13, E19-2	✓
E20-11	E20-6, E17-8	✓
E20-12	E21-4, E24-1	✓
	DATA DATA RDY H	8ft. 5
E20-2	E22-9, E63-(10,11,12,13), E32-4	✓
	HOA H	8ft. 3, 5
R43-4	E38-6, E21-5, E32-6	✓
	DATA EN H	8ft. 3, 5
E17-9	E32-8	✓
	LD ADUR H	8ft. 3, 5
E24-4	E62-11	✓
	ADD12 RDY H	8ft. 3, 5
E23-5	E23-2, E24-3, E32-2	✓


START:	TO:	PAGE #
R47-L1	E40-6, E33-6	8/15.5
R45-L1	E39-6, E33-8	8/15.5
E19-3	E24-6 ✓ D/A CYC RPT H	8/15.3
C3-BB	R36-BB, E23-15 ✓	8/15.3
C3-CC	E23-14 ✓	
E23-4	E19-1 ✓	8/15.3
E20-1	E17-11	
E16-11	E14-4	
E2-H3	E12-13	
E21-L2	E21-11 E21-9	
J1-50	J1-48	
Remove	E26-5 to E25-10	
"	E28-8 to E16-4	
"	GND from E25-9	
Add	E26-3 to E25-9	
	E25-10 to VCC	
	E16-4 to E16-5	
	J1-34 to E9-9	
	E9-11 to E19-9	
	D-K2 to D-L2	
	D-M2 to D-N2	
	D-R2 to D-P2	A-39
	D-S2 to D-T2	
	C-A1 to C-B1	

APPENDIX B

SCHEMATICS
AND
WIREFRAP LIST

REV	DATE	ZONE	DESCRIPTION	APPROVAL


D D



COMPONENT SIDE


A A


FOLDOUT FRAME





2 FOLDOUT FRAME

M/S COMPUTING, INC.	SAES	
HUNTSVILLE, ALABAMA	SAES/MMES INTERFACE	
ORIGINATOR PSC	DATE	
CHECKED	DATE	
APPROVED	DATE	
DEPARTMENT	DESIGN FILE	PART NO.
213	791022.DGN	791022
RELEASER	SCALE	REV
2112-0382	.1"	B
SHEET 1 OF 1		











MCS COMPUTING, INC.		S A M S
HUNTSVILLE, ALABAMA		S A F T W A R E I N T E R F A C E
EXTRAMATIC INC. DATE 4-20-82		L O G I C D I A G R A M
CREATOR	B K	11/7/82 ENI-7892 INTERFACE
APPROVED	<u>DK</u>	CARD 1
DATE	4/23/82	
REVISION		PART NO.
TEST PATTERN FILE		SIZE
FILE NUMBER	1000000000000000	PG 2/1000
SCALE	B	REV
NAME		
2/12-1982		Sheet 4 of 4




ROUTING FRAME



MITSUBISHI COMPUTER, INC.		SAES	
MITSUBISHI COMPUTER, INC.		SAES/MITSUBISHI INTERFACE	
ROUTER		ROUTER	
ROUTER		ROUTER	
ROUTER NO.	ROUTER NO.	ROUTER NO.	ROUTER NO.
21187622	75109160N	ROUTER NO. 11/19 09/7822 INTERFACE CARD 2	ROUTER NO. 11/19 09/7822 INTERFACE CARD 2
2112-0392	NO. 2	B	A
APPROVED: <i>[Signature]</i>	DATE: <i>[Signature]</i>	APPROVED: <i>[Signature]</i>	DATE: <i>[Signature]</i>

REF	PORT	ZONE	DESCRIPTION	PERIOD
1	1	1	1	1



SAES
SAES/MMES INTERFACE
WIREWRAP LAYOUT LIST

CARD 1

Reference Drawing
Logic Diagram 791000

B-10

PRECEDING PAGE BLANK NOT FILMED

PARTS LIST

SAES/MMES IF CARD 1 PAGE #1

QUANTITY	DESCRIPTION
1	W9500 , DEC WIREWRAP BOARD
2	8T97 , IC
12	4360 , IC (HP OPTO ISOLATOR)
1	74221 , IC
1	7400 , IC
1	74S280 , IC
1	74S240 , IC
1	74LS373 , IC
3	AM26LS12 , IC
2	AM26LS32 , IC
18	.1μF 200V , DISC CAP.
2	.001 200V , DISC CAP
13	10μF 25V , TANT CAP
12	390±5% 1/4wt
12	130±5% 1/4wt
19	110Ω 5% 1/4wt
8	4.7K 5% 1/4wt
5	1K 5% 1/4wt
1	1.8K 5% 1/4wt
1	18.2K 1% 1/8wt
2	SOPIN 3M WW Header
1	4484 (HP LED)

PAGE #2

PART NO.	VALUE / TYPE	W9500 LOCATION
E1	26S12	LL-5
E2	.26S12	LL-15
E3	26S12	LL-25
E4	74S240	LL-35
E5	AM26LS32 PC	LL-47
E6	AM26LS32 PC	LL-57
E7	74LS373	JJ-20
E8	74S280	JJ-32
E30	4360	K-4
E31	4360	K-13
E32	4360	K-22
E33	4360	K-31
E34	4360	K-40
E35	4360	K-49
E36	7400	K-57
E37	4360	H-4
E38	4360	H-13
E39	4360	H-22
E40	4360	H-31
E41	4360	H-40
E42	4360	H-49
E43	8T97	E-32
E44	8T97	E-45
E45	74221	E-56
	-	
D1	LEO	M-1 = A
F1	1A PICO FUSE	H-59

PART NO.	VALUE / TYPE	W9500 LOCATION
R1	110Ω 5% 1/4wt	JJ-63
R2	110Ω 5% 1/4wt	JJ-62
R3	110Ω 5% 1/4wt	JJ-61
R4	110Ω 5% 1/4wt	JJ-60
R5	110Ω 5% 1/4wt	JU-58
R6	110Ω 5% 1/4wt	JJ-57
R7	110Ω 5% 1/4wt	JJ-56
R8	110Ω 5% 1/4wt	JJ-55
R9	110Ω 5% 1/4wt	JJ-53
R10	110Ω 5% 1/4wt	JJ-52
R11	110Ω 5% 1/4wt	JJ-51
R12	110Ω 5% 1/4wt	JJ-50
R13	110Ω 5% 1/4wt	JJ-48
R14	110Ω 5% 1/4wt	JJ-47
R15	110Ω 5% 1/4wt	JJ-46
R16	110Ω 5% 1/4wt	JJ-45
R17	110Ω 5% 1/4wt	JJ-43
R56	110Ω 5% 1/4wt	JJ-41
R57	110Ω 5% 1/4wt	JJ-42
R18	390Ω 5% 1/4wt	K-1
R19	130Ω 5% 1/4wt	K-2
R20	4.7K 5% 1/4wt	K-9
R21	390Ω 5% 1/4wt	K-10
R22	130Ω 5% 1/4wt	K-11
R23	4.7K 5% 1/4wt	K-18
R24	390Ω 5% 1/4wt	K-19
R25	130Ω 5% 1/4wt	K-20
R26	4.7K 5% 1/4wt	K-27
R27	390Ω 5% 1/4wt	K-28
R28	130Ω 5% 1/4wt	K-29
R29	4.7K 5% 1/4wt	K-36
R30	390Ω 5% 1/4wt	K-37
R31	130Ω 5% 1/4wt	K-38
R32	1K 5% 1/4wt	K-45

PAGE #3

၁၄၅ၦ

PAGE #4

W9500

PART NO.	VALUE / TYPE	W9500 LOCATION
C1	.001uf 1KV	H-61
C2	.006uf 1KV	H-57
C3	.1uf 200V	JJ-40
C4	.1uf 200V	JJ-7
C5	10uf 25V TANT.	JJ-4
BYPASS	10uf 25V TANT	E-0
		E-65
		H-0
		H-65
		K-0
		K-65
		M-0
		JJ-0
		JJ-65
		LL-0
		LL-65
		NN-65
	.1uf 200V	LL-14
		LL-34
		LL-56
		JJ-31
		JJ-44
		JJ-49
	-	JJ-54
		JJ-59
		K-8
		K-21
		K-39
		K-56
		H-12
		H-30
		H-48
		E-43

LOCATION

START: To: PAGE # 5

GROUND BUSS

J₂(ODD) , J₁(ODD)

E1-8, LL-14, E2-8, E3-14, E3-11, E3-5, E3-8, LL-34

E4-1, E4-19, E4-10, E5-12, E5-9, LL-56, E6-12, E6-8

E7-1, E7-10, JJ-31, E8-4, E8-7, JJ-44, JJ-49, JJ-54, JJ-59

E30-5, K-8, E31-5, K-21, E32-5, E33-5, K-39, E34-5, E35-5, K-56

E37-5, H-12, E38-5, E39-5, H-30, E40-5, E41-5, H-48, E42-5

E43-1, E43-8, E-43, E44-1, E44-15, E44-8, E45-8, E45-9

START: To:

PAGE #6

+5 BUSS

E1-16, MM-14, E2-16, E3-16, MM-34, E4-20, E5-16, E5-4
MM-56, E6-16, E6-4

KK-4, KK-7, E7-20, KK-31, E8-14, KK-40, (KK-42 → KK-63)

M-2

E30-8, L-8, L-9, E31-8, L-18, L-21, E32-8, L-27, E33-8
L-36, L-39, E34-8, L-45, E35-8, L-54, L-56, E36-14

E37-8, J-9, J-12, E38-8, J-18, E39-8, J-27, J-30, E40-8
J-36, E41-8, J-45, J-48, E42-8, J-54, J-58, J-60, J-64

E43-16, E43-15, F-43, E44-16, E45-16, E45-3, E45-11

J3

SHEET 4

11/34 /SIGMA IF
CARD 1

PAGE # 7

START: TO:

R14-L	R18-L , J3-1	✓
R22-L	R21-H , J3-5	✓
R25-L	R24-L , J3-9	✓
R28-L	R27-L , J3-13	✓
R31-L	R30-L , J3-17	✓
R34-L	R33-L , J3-21	✓
R37-J	R36-J , J3-3	✓
R40-J	R39-J , J3-7	/
R43-J	R42-J , J3-11	✓
R46-J	R45-J , J3-15	✓
R49-J	R48-J , J3-19	✓
R52-J	R51-J , J3-23	/

J3-2	R14-K , E30-3	✓
J3-4	R37-H , E37-3	✓
J3-6	R22-K , E31-3	✓
J3-8	R40-H , E38-3	✓
J3-10	R25-K , E32-3	✓
J3-12	R43-H , E39-3	✓
J3-14	R28-K , E33-3	✓
J3-16	R46-H , E40-3	✓
J3-18	R31-K , E34-3	✓
J3-20	R49-H , E41-3	✓
J3-22	R34-K , E35-3	✓
J3-24	R52-H , E42-3	✓

ORIGINAL PAGE IS
OF POOR QUALITY

START: TO:

PAGE # 8

J3-1	J3-3, J3-5, J3-7, J3-9, J3=11, J3-13, J3-15, J3-17, J3-19 J3-21, J3-23, J3-25, IN RTN	SHEET 4 ✓
F1-H	J3-31, J3-33, J3-35, J3-37, J3-39, J3-41, J3-43, J3-45 J3-47, J3-49 ✓ out RTN	SHEET 3
E43-9	J3-32	EN CSL H ✓
E43-7	J3-34	REQ TRNS L ✓
E43-5	J3-36	✓
E43-3	J3-38	✓
E44-13	J3-40	✓
E44-11	J3-42	DATA OUT SHEET 3 ✓
E44-9	J3-44	✓
E44-7	J3-46	✓
E44-5	J3-48	✓
E44-3	J3-50	✓

START: TO:

PAGE # 9

E44-2	E7-2	✓
E44-4	E7-5	✓
E44-6	E7-6	✓
E44-10	E7-9	✓
E44-12	E7-12	✓
E44-14	E7-15	✓
E43 2	E7-16	✓
E43-4	E7-19	✓

DATA <01:00>

E2-13	E8-8, E7-3	✓
E2-10	E8-9, E7-4	✓
E2-6	E8-10, E7-7	✓
E2-3	E8-11, E7-8	✓
R	R <01:00>	
E1-13	E8-12, E7-13	✓
E1-10	E8-13, E7-14	✓
E1-6	E8-1, E7-17	✓
E1-3	E8-2, E7-18	✓

R20-K	E30-6, E1-2	✓
R38-H	E37-6, E1-5	✓
R23-K	E31-6, E1-11	✓
R41-H	E38-6, E1-14	✓
R41-H	E38-6, E1-14	✓
R26-K	E32-6, E2-2	✓
R44-H	E39-6, E2-5	✓
R29-K	E33-6, E2-11	✓
R47-H	E40-6, E2-14	✓
		B-19

START:	TO:	PAGE #
R58-N	D1-M ✓	
D1-N	E34-6, R32-K, E36-1, E4-8 ✓	DATA MODE H
E41-6	R50-H, E36-5, E36-2 ✓	DIRE TO PDP H
E35-6	R35-K, E45-10 ✓	NOLC
C1-H	E45-6 ✓	
R55-H	C1-J, E45-7 ✓	
E45-5	E4-17 ✓	T SYNC H
E36-3	E36-9, E36-10 }	DIRE TO PDP L
E36-8	E4-11 }	H
E6-13	E43-10 ✓	FCN I EN CSL H
E5-3	E36-4 ✓	UR GO PULSE H
E45-1	E5-13, E7-11 ✓	LD DEST REG H
E1-7	E1-9, E2-7, E2-9, E3-7, E3-9, E5-11 ✓	CBL DIR WB TO USER H

START: TO:

E1-1	R17-JJ	, J2-24	✓
E1-4	R16-JJ	, J2-22	✓
E1-12	R15-JJ	, J2-20	✓
E1-15	R14-JJ	, J2-18	✓
E2-1	R13-JJ	, J2-16	✓
E2-4	R12-JJ	, J2-14	✓
E2-12	R11-JJ	, J2-12	✓
E2-15	R10-JJ	, J2-10	✓
E3-1	R9-JJ	, J2-8	✓

E8-5 E3-2 ✓ EVEN PARITY TRANS H

E4S-4 E43-6 ..✓

C2-H E4S-14 /

C2-J R54-H, E4S-15 ✓

C4-JJ CS-JJ, J2-23 ✓

J1 WIRING

START: T0:

PAGE # 12

R56-JJ	C3-JJ, J1-25 (BURRS)	✓
R57-JJ	R56-KK, ES-2, ES-6, ES-9, ES-14, E6-2, E6-6, E6-10, E6-14	✓
R1-JJ	E6-15, J1-4	✓
R2-JT	E6-9, J1-6	✓
R3-JJ	E6-7, J1-8	✓
R4-JJ	E6-1, J1-10	✓
R5-JJ	ES-15, J1-12	✓
R6-JJ	ES-10, J1-18	✓
R7-JT	ES-7	✓
R8-JJ	ES-1, J1-26	✓
E4-2	J1-32	
E4-9	J1-34	✓
E4-3	J1-58	✓

CONTINUITY COMPLETION

CARD EDGE CONNECTOR PINS

D-T2	D-L2	✓	B67
D-M2	D-N2	✓	B66
D-P2	D-R2	✓	B65
D-S2	D-T2	✓	B64
C-A1	C-B1	:	NPG

11/54 1516M A F

CARD 1

PAGE # 13

START TO:

R36-H E37-2

R37-H E38-2

R42-H E39-2

R45-H E40-2

R48-H E41-2

R51-H E42-2

R18-K E30-2

R21-K E31-2

R24-K E32-2

R27-K E33-2

R30-K E34-2

R33-K E35-2

E36-G E45-2

ORIGINAL PAGE IS
OF POOR QUALITY

SAES
SAES/MMES INTERFACE
WIREFRAP LIST

CARD 2

PARTS LIST

START:	To:	PAGE # 3
J1-6	E1-11	DA0:R
J1-7	E1-12	DA1:R
J1-9	E1-13	DA2:R
J1-8	E1-14	DA3:R
J1-11	E2-11	DA4:R
J1-12	E2-12	DAS:R
J1-15	E2-13	DA6:R
J1-13	E2-14	DA7:R
J1-37	E14-3, E14-4, E14-5, E9-10, E13-12	DATA
J1-34	E13-13, E12-2	SERVICON
J1-45	E14-2, E14-1, E14-13	RSAU
E14-6	E12-3	N DATA
E12-1	E13-1	DATA+N SERVCON
E13-8	E12-5	N REQ
E12-10	E12-6, E2-1, E2-2, E1-1, E1-2	EN CSLL
E14-12	E14-11, E14-10, E14-9	N RSAU
E3B-6	E13-3	REQ TRNS L
E1-6	E10-13, E8-14	DATA Q7
E1-5	E10-11, E8-12	DATA Q6
E1-4	E10-9, E8-10	DATA Q5
E1-3	E10-7, E8-6	DATA Q4
E2-6	E10-5, E8-4	DATA Q3
E2-5	E10-3, E8-2	DATA Q2
E2-4	E11-13, E9-14	DATA Q1
E2-3	E11-11, E9-12	B-27
E14-8	E13-11	RSAUU
E2-7	E1-7, E13-9, E9-4	DLC

START: To:

PAGE # 5

J3-31	J3-33, J3-35, J3-37, J3-39, J3-41, J3-43, J3-45, J3-47, J3-49 ✓
J3-31	R1-B, R11-A ✓
J3-33	R2-B, R2-A
J3-35	R3-B, R3-A ✓
J3-37	R4-B, R14-A ✓
J3-39	R5-B, R15-A ✓
J3-41	R6-B, R16-A ✓
J3-43	R7-B, R17-A ✓
J3-45	R8-B, R18-A ✓
J3-47	R9-B, R19-A ✓
J3-49	R10-B, R20-A
J3-32	R1-A, E3A-3 ✓
J3-34	R2-A, E3B-3 ✓
J3-36	R3-A, E4A-3 ✓
J3-38	R4-A, E4B-3 ✓
J3-40	R5-A, E5A-3 ✓
J3-42	R6-A, E5B-3 ✓
J3-44	R7-A, E6A-3 ✓
J3-46	R8-A, E6B-3 ✓
J3-48	R9-A, E7A-3 ✓
J3-50	R10-A, E7B-3 ✓

START:	TO:	PAGE #
R11-B	E3A-2 ✓	6
R12-B	E3B-2 ✓	
R13-B	E4A-2 ✓	
R14-B	E4B-2 ✓	
R15-B	E5A-2 ✓	
R16-B	E5B-2 ✓	
R17-B	E6A-2 ✓	
R18-B	E6B-2 ✓	
R19-B	E7A-2 ✓	
R20-B	E7B-2 ✓	
R21-B	R21-B, R22-B, R23-B, R24-B, R25-B, R26-B, R27-B, R28-B, R29-B, R30-B	
R21-A	E3A-6 ✓	
R22-A	E3B-6 ✓	
R23-A	E4A-6 ✓	
R24-A	E4B-6 ✓	
R25-A	E5A-6 ✓	
R26-A	E5B-6 ✓	
R27-A	E6A-6 ✓	
R28-A	E6B-6 ✓	
R29-A	E7A-6 ✓	
R30-A	E7B-6 ✓	B-30

SIGNAL	IF PIN	DC7902
DA0:R	6	24-5
DA1:R	7	24-8
DA2:R	9	24-23
DA3:R	8	24-29
DA4:R	11	24-41
DAS:R	12	24-11
DA5:R	15	24-26
DA7:R	13	24-44
DATA	37	22-35
SERVOKON	34	23-38
RSAU	45	28-06
PHTO	21	21-11
C SL/m (DATA)	47	23-37
KA0	25	21-47
KA1	22	21-24
KA2	23	21-43
KA3	28	21-36
KA4	39	21-21
KA5	29	21-02
KA6	31	21-12
KA7	19	21-11
ORD 7	2	21-9

M10P M10S TO 7902 + IF

APPENDIX C

UDIF REPLACEMENT

The UDIF boards used in the SAES Engine Dynamics Simulator for the EDS/ESS and the EDS/MMES interfaces differ in two ways:

1. The vector interrupt address for the ESS interface is 0260 while the MMES interface uses address 0264 as an interrupt vector.
2. The UDIF register addresses for the ESS interface begin at octal address 17764000 while the MMES interface UDIF register addresses begin at octal address 17764040.

The vector interrupt address for the ESS interface is obtained by setting positions 2, 4, and 5 of the dip switch on board 2 to the on state (away from the side marked open).

The vector interrupt address for the MMES interface is obtained by setting positions 2, 4, 5, and 7 to the on state.

The starting address for the UDIF registers is set with jumpers at the lower left-hand corner of board 1. For the ESS interface, jumper number 8 is connected to G. For the MMES interface, jumpers number 8 and 5 are connected to G.